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With the rapid advances in technology, FPGAs have become an attractive option for accelera-
tion of scientific applications. In particular, reconfigurable computing systems have been built
which combine FPGAs and general-purpose processors to achieve high performance. Previous
work assumes the nodes in such systems are homogeneous, containing both processors and FP-
GAs. However, in reality, the nodes can be heterogeneous, based on either FPGAs, processors,
or both. In this paper, we model these heterogeneous reconfigurable systems using various
parameters, including the computing capacities of the nodes, the size of memory, the memory
bandwidth, and the network bandwidth. Based on the model, we propose a design for matrix
multiplication that fully utilizes the computing capacity of a system and adapts to various het-
erogeneous settings. To illustrate our ideas, the proposed design is implemented on Cray XD1.
Heterogeneous nodes are generated by using only the FPGAs or the processors in some nodes.
Experimental results show that our design achieves up to 80% of the total computing capacity
of the system and more than 90% of the performance predicted by the model.
1 Introduction
Field-Programmable Gate Arrays (FPGAs) are a form of reconfigurable hardware. They
offer the design flexibility of software, but with time performance closer to Application
Specific Integrated Circuits (ASICs). With the increasing computing power of FPGAs,
high-end systems have been built that employ them as application-specific accelerators.
Such systems include SRC 6 and 71, Cray XD1 and XT32, and SGI RASC3. These systems
contain multiple nodes that are connected through an interconnect network. Each node is
based on either FPGAs, general-purpose processors, or both. It has been shown that such
systems can achieve higher performance than systems with processors only4,5.
Reconfigurable computing systems contain multiple forms of heterogeneity. For ex-
ample, the nodes of these systems can be based on either processors, FPGAs, or both.
Also, due to its reconfigurability, the computing capacity of the FPGA in a node varies
based on the designs implemented on it. Moreover, the nodes have access to multiple lev-
els of memory with various sizes and various bandwidths. To fully utilize the available
computing capacity of the system, all these heterogeneity factors need to be considered.
In this paper, we propose a model to facilitate workload allocation and load balancing
in heterogeneous reconfigurable systems. Each node of the system is characterized by var-
ious parameters, including its computing capacity, the available memory size, and memory
bandwidth. The model also considers the time for transferring data from the main mem-
ory of the processors to the FPGAs and the network communication costs of executing an
application over heterogeneous nodes.
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Using the proposed model, we develop a design for floating-point matrix multipli-
cation. The input matrices are partitioned into blocks and the block multiplications are
distributed among the nodes. Multiple levels of memory available to the FPGAs are em-
ployed to reduce memory transfer time. In addition, the design scales across multiple
heterogeneous nodes by overlapping the network communications with computations.
To illustrate our ideas, we implemented the proposed design on 6 nodes of Cray XD12.
The nodes of XD1 contain both AMDOpteron processors and Xilinx Virtex-II Pro FPGAs.
In our experiments, we chose to use only the FPGAs, or only the processors, or both to
generate heterogeneous nodes. Experimental results show that in various heterogeneous
settings, our design achieves up to 80% of the total computing capacity of the system. In
addition, our design achieves more than 90% of the performance predicted by the model.
The rest of the paper is organized as follows. Section 2 introduces related work and
presents several representative reconfigurable computing systems. Section 3 proposes our
model. Section 4 proposes a design for matrix multiplication based on our model. Section 5
presents the experimental results. Section 6 concludes the paper.
2 Related Work and Background
Heterogeneous systems have been studied extensively7,8. Such systems contain processors
with various computing capacities which are interconnected into a single unified system.
Task scheduling algorithms have been proposed to minimize the execution time of an appli-
cation7,8. In these systems, it is assumed that all tasks can be executed on any processors.
However, this may not be true for reconfigurable computing systems because not all tasks
are suitable for hardware implementation.
Heterogeneous distributed embedded systems combine processors, ASICs and FPGAs
using communication links. Hardware/software co-synthesis techniques have been pro-
posed to perform allocation, scheduling, and performance estimation9,10. However, such
techniques cannot be applied to heterogeneous reconfigurable systems straightforwardly
due to the complex memory hierarchy and multiple nodes in these systems.
Many reconfigurable computing systems have become available. One representative
system is Cray XD12. The basic architectural unit of XD1 is a compute blade, which
contains two AMD 2.2 GHz processors and one Xilinx Virtex-II Pro XC2VP50. Each
FPGA has access to four banks of QDR II SRAM, and to the DRAM memory of the
processors. In SRC 71, the basic architectural unit contains one Intel microprocessor and
one reconfigurable logic resource called MAP processor. One MAP processor consists
of two FPGAs and one FPGA-based controller. Each FPGA has access to six banks of
SRAM memory. The FPGA controller facilitates communication and memory sharing
between the processor and the FPGAs. SGI has also proposed Reconfigurable Application
Specific Computing (RASC) technology, which provides hardware acceleration to SGI
Altix servers3. In an SGI RASC RC1000 blade, two Xilinx Virtex-4 FPGAs are connected
to 80 GB SRAM memory. Each blade is directly connected to the shared global memory
in the system through the SGI NUMAlink4 interconnect.
Hybrid designs have been proposed for reconfigurable computing systems that utilize
both the processors and the FPGAs4,11. In some work, the computationally intensive part of
a molecular dynamics simulation is executed on the FPGAs, while the remaining part runs
on the processors4. In our prior work, the workload of several linear algebra applications
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is partitioned between the processors and the FPGAs11 so that they are both effectively
utilized. However, all these works assume that the nodes are homogeneous and none of
them addresses the heterogeneity in the systems. The authors of12 investigated scheduling
algorithms for heterogeneous reconfigurable systems. However, that work only utilizes a
single node while our work considers multiple nodes.
3 Model for Reconfigurable Computing Systems
Reconfigurable computing systems can be seen as distributed systems with multiple nodes
connected by an interconnect network. The nodes are based on either general-purpose
processors, FPGAs, or both. Each node has its own local memory, and may have access
to the memory of a remote node. Suppose the system contains p nodes, including p1
P(Processor)-nodes, p2 F(FPGA)-nodes, and p3 H(Hybrid)-nodes. The architectural model
of such a system is shown in Fig. 1. The nodes are denoted as N0, N1, . . . , Np−1. “GPP”
in the figure stands for “general-purpose processor”.
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Figure 1. Architectural model of heterogeneous reconfigurable computing systems
In our model, we use Ci to refer to the computing capacity of Ni (i = 0, . . . , p − 1).
As we target scientific computing applications, the computing capacity of a node equals
its floating-point sustained performance for a given application, measured in GFLOPS
(one billion floating-point operations per second). If Ni is a P-node, Ci is obtained by
executing a program for the application. IfNi is an F-node, Ci is determined by the FPGA-
based design for the application. Suppose the design performs O number of floating-point
operations in each clock cycle and its clock speed is F . Thus, Ci = O×F . For an H-node,
Ci depends not only on the processor-based program and the FPGA-based design, but also
on the workload partitioning and coordination between the processor and the FPGA.
Each node in the system has its own memory hierarchy. As we focus on FPGA-based
designs, our model considers only the storage capacity and memory bandwidth available to
the FPGAs. Designs on F-nodes have access to multiple levels of memory. The first level
is the on-chip memory of the FPGA, usually Block RAMs (BRAMs). The second level is
off-chip but on-board memory, which is usually SRAM. The FPGAs also have access to
the DRAM memory of the adjacent processors.
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In our model, the FPGA-based design reads the source data from the DRAM memory
and stores the intermediate results in the SRAM memory. Thus, two important parameters
are the size of the SRAM memory and the bandwidth between the FPGA and the DRAM
memory. These two parameters are denoted as S and bwd, respectively. Note that our
model does not consider memory access latency because data is streamed into and out
of the FPGAs for the applications considered. Therefore, the memory access latency is
incurred only once for each task and is negligible.
We assume that the nodes are interconnected by a low latency, high bandwidth network.
The network bandwidth between any two node is denoted as bwn. In the system, only the
processors in the P-nodes and the H-nodes can access the network directly. An F-node can
only communicate with other nodes through the DRAMmemory of a P-node or an H-node.
The bandwidth of such access is denoted as bwf , which is bounded by min{bwn, bwd}.
In this case, we say the F-node is “related” to the P-node or H-node. Without loss of
generality, we assume that each F-node is related to only one P-node or H-node.
In our model, an F-node reads data from the DRAMmemory of the adjacent processor.
Because of spatial parallelism, the design on FPGA can continue to execute while the
data is streaming in. However, because the processor moves the data from the DRAM
to the FPGA, the computations on the processor cannot continue until the data transfer
is complete. Also, the computations on the processor have to be interrupted while the
processor receives the data sent to the F-node from the network. Note that if multiple
threads run on a processor, the memory transfer and the network communications can also
be overlapped with the computations. However, in this case, additional overheads such
as the cost of context switch and thread synchronization arise. As we are concerned with
providing a simple yet effective model, we assume the processors are single-threaded.
4 Design for Matrix Multiplication
Consider computing C = A×B, where A, B and C are n × n matrices. Each element
of the matrices is a floating-point word.
4.1 Workload Allocation
To distribute the workload among the nodes in the system, we partition B into row stripes
of size k × n. The value of k depends on the FPGA-based matrix multiplier, which will
be explained in Section 4.2. The tasks in the application are identified as (n × n) ×
(n × k) block multiplications. Each task contains n2k floating-point multiplications and
n2k floating-point additions. The tasks contain few data dependencies so that they can be
executed on any node. Suppose xi tasks are assigned to Ni. Ni performs an (n × n) ×
(n× kxi) matrix multiplication and is in charge of computing kxi columns ofC. For load
balance, we have x0C0 ≈ x1C1 ≈ · · · ≈
xp−1
Cp−1
.
We next adjust the workload allocation by overlapping memory transfer and network
communications with the computations, as discussed in Section 3. To do so, we partition
matrix A into column stripes of size n × k. Thus, we overlap the multiplication of one
stripe of A and one stripe of B with the memory transfer and network transfer of the
subsequent stripes.
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Suppose Nu is an F-node, and Nv is the P-node or H-node related to Nu. During the
computations, Nv gets one stripe of A and one stripe of B. The A stripe and xu × k × k
words of the B stripe are then sent to Nu. Using these two stripes, Nv and Nu performs
2nk2xv and 2nk2xu floating-point operations, respectively. Except for the first stripes of
A andB, the transferring of 2nk words over the network and the transferring of nk+k2xu
words from the DRAM memory to the FPGA are both overlapped with the computations
on the FPGA. IfNv is a P-node, to maintain the load balance betweenNu andNv , we have
2nk2xv
Cv
+
2nk
bwn
+
nk + k2xu
bwf
≈ 2nk
2xu
Cu
(4.1)
If Nv is an H-node, the task allocated to it is partitioned between its processor and its
FPGA. A simple partitioning method is to assign np rows of A to the processor and nf
rows to the FPGA. np + nf = n and
np
nf
≈ CvpCvf , where Cvp and Cvf are the computing
capacities of the processor and the FPGA within Nv , respectively. Within an H-node, the
time for transferring data from the DRAM to the FPGA and the time for sending data to
other processors are overlapped with the computations on the FPGA. If no F-node is related
to Nv , the partitioning is determined by
2npk2xv
Cvp
+
2nk
bwn
+
nfk + k2xv
bwd
≈ 2nfk
2xv
Cvf
(4.2)
When Nu is related to Nv , we have:
2npk2xv
Cvp
+
2nk
bwn
+
nfk + k2xv
bwd
+
nk + k2xu
bwf
≈ 2nfk
2xv
Cvf
≈ 2nk
2xu
Cu
(4.3)
4.2 Proposed Design
In our design, matrices A and B are distributed among the nodes initially. In particular,
n
p1+p3
columns ofA and np1+p3 rows of B are stored in the DRAM memory of Ni, where
Ni is either a P-node or H-node. During the computations, matrix A is read in column-
major order, and matrix B is read in row-major order. The stripes are further partitioned
into k × k submatrices. For each row stripe of B, Ni node stores xi such submatrices into
its DRAM memory. When a submatrix in A is transferred to a node, it is multiplied with
all the stored submatrices of B whose row indices are the same as its column index. The
result matrix C is transferred back to N0, and is written back to N0.
Each FPGA employs our FPGA-based design for matrix multiplication13. This design
has k PEs. Each PE performs one floating-point multiplication and one floating-point
addition during each clock cycle. The BRAM memory on the FPGA device serves as the
internal storage of the PEs. Using an internal storage of size Θ(k2) words, the design
achieves the optimal latency of Θ(k2) for k × k matrix multiplication13. This matrix
multiplier utilizes the SRAM memory to minimize the amount of data exchanged between
the DRAM memory and the FPGA.
As F-node Nu calculates kxu columns of C, it needs a storage of nkxu words for the
intermediate results of C. In particular, nkxu ≤ S, where S is the size of the SRAM
memory of the FPGA. On the other hand, the FPGA in H-node Nv is assigned nvf rows
ofA and kxv columns of B. It needs to store nvfkxv words of intermediate results of C.
Thus, we have nvfkxv ≤ S.
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When the matrix size is large, block matrix multiplication is performed. Matrices A
andB are partitioned into blocks of size b×b. The value of b is determined using bkxu ≤ S
and bvfkxv ≤ S.
5 Experimental Results
To illustrate our ideas, we implemented our design on 6 nodes of XD1. In each node, we
used at most one AMD 2.2 GHz processor and one Xilinx Virtex-II Pro XC2VP50. The
FPGA-based designs were described in VHDL and were implemented using Xilinx ISE
7.1i14. Our own 64-bit floating-point adders and multipliers that comply with IEEE-754
standard were employed15. A C program was executed on the processor, and was in charge
of file operations, memory transfer and network communications.
5.1 Detailed Model for XD1
Based on the proposed model in Section 3, we developed a detailed model for XD1 and
used it for our design. In XD1, bwn = 2 GB/s. As the FPGA-based design gets one word
from the DRAM memory in each clock cycle, bwd = 1.04 GB/s. On each node, 8 MB of
SRAM memory is allocated to store the intermediate results of C, hence S = 223 bytes.
To satisfy the memory requirement in Section 4.2, we set n = 3072.
When our FPGA-based matrix multiplier13 is implemented on one FPGA in XD1, at
most 8 PEs can be configured. Each PE performs two floating-point operations in each
clock cycle and our design achieves a clock speed of 130 MHz. Thus, the computing ca-
pacity of an F-node is 16×130×106 = 2.08GFLOPS. To obtain the sustained performance
of the processor for matrix multiplication, dgemm subroutine in AMD Core Math Library
(ACML)16 was executed. Using this subroutine, the computing capacity of a P-node is
approximately 3.9 GFLOPS. According to Equation 4.2, an H-node achieves a sustained
performance of 5.2 GFLOPS for matrix multiplication.
5.2 Workload Allocation
In our experiments, we chose to use only the FPGAs or the processors in some nodes to
achieve heterogeneity.
In Setting 1, all the nodes are H-nodes. As the nodes are homogeneous, the number of
tasks assigned to Ni, xi, equals n6k , (i = 0, 1, . . . , 5). Using Equation 4.2, we partition the
workload among the processor and the FPGA so that nif = 1280 and nip = 1792.
In Setting 2, there are three P-nodes and three F-nodes. Each F-node is related to a P-
node. The source matrices are sent to the P-nodes first. Each P-node then sends the data to
the related F-node. The computations on the P-nodes do not continue until these network
communications are complete. The task allocation is determined according to Equation
4.1. If Ni is a P-node, xi = 204; if it is an F-node, xi = 180.
In Setting 3, there are two P-nodes, two F-nodes and two H-nodes. The source matrices
are sent to the P-nodes and the H-nodes first. P-nodes then start their computations while
each H-node sends the data to the F-node related to it. After that, the processor of each
H-node transfers part of the data to the FPGA within the node. We perform the partitioning
according to Equation 4.3. For a P-node, xi = 54; for an F-node, xi = 46. If Ni is an
H-node, xi = 92, nif = 1440, and nip = 1632.
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5.3 Performance Analysis
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Figure 2. Performance of the proposed design under various heterogeneity
Figure 2 shows the floating-point performance achieved by our design for the three
settings defined above. It also shows the sum of the computing capacities of the nodes
in each setting, which is denoted as Csum. Csum =
∑5
i=0 Ci. In Setting 1, our design
overlaps more than 90% of the memory transfer time and more than 80% of the network
communication time with the computations. It achieves more than 85% of Csum. In
Setting 3, because of the related F-nodes, the processors in the H-nodes spend more time
on network communications. Thus, the design achieves 80% of Csum. In Setting 2, the
P-nodes cannot perform computations when they are receiving data and sending data to
the F-nodes. Thus, only 70% of the network communication time is overlapped with the
computations. In this case, our design achieves about 75% of Csum.
Fig. 2 shows that our design can adapt to various heterogeneous settings. When the total
computing capacity in the system increases, the sustained performance of our design also
increases. In XD1, our design achieves up to 27 GFLOPS for double-precision floating-
point matrix multiplication.
We also used the proposed model for performance prediction. To do so, we use the
same system parameters and the same workload allocation as in the experiments. However,
we assume all the communication costs and memory transfer time are overlapped with the
computations on the FPGAs. As our design efficiently hides the memory transfer and
network communication costs, it achieves more than 90% of the predicted performance in
all three settings. The figure is not shown here due to page limitation.
6 Conclusion
In this paper, we proposed a model for reconfigurable computing systems with heteroge-
neous nodes. The model describes a system using various parameters, including the com-
puting capacity of the nodes, the size of the memory available to the nodes, the available
memory bandwidth, and the network bandwidth among the nodes. Matrix multiplication
was used as an example and was implemented on Cray XD1. Experimental results show
that our design for matrix multiplication can adapt to various heterogeneous settings, and
its performance increases with the total computing capacity in the system. The proposed
model can also provide a fairly accurate prediction for our design. In the future, we plan
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to develop detailed models for more reconfigurable computing systems, such as Cray XT3
and SGI Altix350. We also plan to use the model for more complex applications.
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